

# EGC220

## Class Notes

### 3/10/2023

**Baback Izadi**


Division of Engineering Programs





[bai@engr.newpaltz.edu](mailto:bai@engr.newpaltz.edu)

Problem 1





Design a 1 out of 8 decoder, using 1-out-of-2 decoder with one active low enable line.

outputs low or high active?






$$\overline{X \cdot Y} = X + Y$$








Problem 1

Design a 1 out of 8 decoder, using 1-out-of-2 decoder with one active low enable line.

Low active output




C → X  
 A & B → E



Problem 3





Using the decoder in Problem 3, design a 1 out of 16 decoder with active low outputs.

using 1 out of 4 with 1 high active enable & low active enable



W	X	Y	Z	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Active  
in ch



$E_1$	$E_2$	A	B	$z_3$	$z_2$	$z_1$	$z_0$
1	X	X	X	1	1	1	1
X	0	X	X	1	1	1	1
0	1	0	0	1	1	1	1
0	1	0	1	0	0	0	0
0	1	1	0	1	0	1	1
0	1	1	1	0	1	1	1

$X$  BM  
 $X$  2  
In active



## Problem 4

Write a Verilog code for the decoder in Problem 2: 1-out of 4 decoder active low outputs and two enable lines, one active low and one active high.

```
module decoder-1-out-4 (EN, E, A, B, O0, O1, O2, O3);  
input EN, E, A, B;  
output O0, O1, O2, O3;  
Assign ~O0 = ~EN & E & ~A & ~B;  
Assign ~O1 = ~EN & E & ~A & B;  
Assign ~O2 = ~EN & E & A & ~B;  
Assign ~O3 = ~EN & E & A & B;  
endmodule
```

$$O_0 = \bar{E}N \cdot E \cdot \bar{A} \cdot \bar{B}$$

```
// 2-to-4-Line Decoder with Enable: Dataflow Verilog Desc. // 1  
// (See Example 3-16 for logic diagram) // 2  
module decoder_2_to_4_df_v(EN, A0, A1, D0, D1, D2, D3); // 3  
input EN, A0, A1; // 4  
output D0, D1, D2, D3; // 5  
  
assign D0 = EN & ~A1 & ~A0; // 6  
assign D1 = EN & ~A1 & A0; // 7  
assign D2 = EN & A1 & ~A0; // 8  
assign D3 = EN & A1 & A0; // 9  
// 10  
// 11  
endmodule // 12
```


$$D_0 = EN \cdot \bar{A}_1 \cdot \bar{A}_0$$



# Structural Verilog Description of 2-to-4-Line Decoder

```
// 2-to-4-Line Decoder with Enable: Structural Verilog Desc. // 1
// (See Figure 3-16 for logic diagram) // 2
module decoder_2_to_4_st_v (EN, A0, A1, D0, D1, D2, D3); // 3
    input EN, A0, A1; // 4
    output D0, D1, D2, D3; // 5
    // 6
    wire A0_n, A1_n, N0, N1, N2, N3; // 7
    not // 8
        g0(A0_n, A0), // 9
        g1(A1_n, A1); // 10
    and // 11
        g3(N0, A0_n, A1_n), // 12
        g4(N1, A0, A1_n), // 13
        g5(N2, A0_n, A1), // 14
        g6(N3, A0, A1), // 15
        g7(D0, N0, EN), // 16
        g8(D1, N1, EN), // 17
        g9(D2, N2, EN), // 18
        g10(D3, N3, EN); // 19
endmodule // 20
```


$g(D_0, A_0_n, A_1_n, EN)$








## Problem 2

Implement the following Boolean expression using a decoder and an OR gate – You may choose a decoder with active high or active low outputs.

$$F(A,B,C,D) = \sum m(0, 1, 2, 4, 5) + d(3, 7)$$








Problem 2

Implement the following Boolean expression using a decoder and an OR gate – You may choose a decoder with active high or active low outputs.

$$F(A,B,C,D) = \sum m(0, 1, 2, 4, 5) + d(6)$$

NAND

$$F(A,B,C) = \prod M(3, 7) + d(6)$$




### Problem 3

Implement the following Boolean expression using a decoder and an **OR gate** – You may choose a decoder with active high or active low outputs.

NAND

$$f(w, x, y, z) = \prod M(0, 1, 3, 5, 13) = \sum m(2, 4, 6, 7, 8, 9, 10, 11, 12, 14, 15)$$




### Problem 4

Implement the following Boolean expression using a decoder and a NAND gate – You may choose a decoder with active high or active low outputs.

$$F(A, B, C, D) = \sum m(4, 6, 7, 8, 12, 15) + d(1, 3, 9)$$

*don't consider*




Problem 5


Implement the following Boolean expression using a decoder and a NAND gate – You may choose a decoder with active high or active low outputs.

$$F(X, Y, Z, W) = \prod M(0, 6, 8, 13, 14) + d(2, 4, 10)$$

$$F = \sum m(1, 3, 5, 7, 9, 11, 12, 15) + d(2, 4, 10)$$







WXZ	07	06	05	04	03	02	01	00
000	0	0	0	0	0	0	0	1
001	0	0	0	0	0	0	1	0
010	0	0	0	0	0	1	0	0
011	0	0	0	0	0	1	0	0
100	0	0	0	0	0	0	0	0
101	0	0	0	0	0	0	0	0
110	0	0	0	0	0	0	0	0
111	0	0	0	0	0	0	0	0

E1	E2	A	B	Z3	Z2	Z1	Z0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	0	1	0	0
0	1	1	1	1	0	0	0
x	0	x	x	0	0	0	0
1	x	x	x	0	0	0	0

Active

inactive

