EGC220 Class Notes 3/10/2023

Baback Izadi Division of Engineering Programs bai@engr.newpaltz.edu



























Problem 4

Write a Verilog code for the decoder in Problem 2: 1-out of 4 decoder active low outputs and two enable lines, one active low and one active high.

```
module decoder-1-out-4 (EN, E, A, B, O0, O1, O2, O3);
                                                OO = EN.E.A.B
input EN, E, A, B;
output O0, O1, O2, O3;
Assign ~O0 = ~EN & E & ~A & ~B;
Assign \sim O1 = \sim EN \& E \& \sim A \& B;
Assign \sim O2 = \sim EN \& E \& A \& \sim B;
Assign \sim O3 = \sim EN \& E \& A \& B;
endmodule
                              // 2-to-4-Line Decoder with Enable: Dataflow Verilog Desc.
                                                                                                   // 1
                              // (See Example 3-16 for logic diagram)
                                                                                                   1/ 2
                             module decoder_2_to_4_df_v(EN, A0, A1, D0, D1, D2, D3);
                                                                                                   11
                                                                                                      3
                                input EN, A0, A1;
                                                                                                   // 4
                                                                                                   11
                                                                                                       5
                                output D0, D1, D2, D3;
                                                              Do=En. Ar. An
                                                                                                   11
                                                                                                       6
                                                                                                  // 7
                                assign D0 = EN & ~A1 & ~A0;
                                assign D1 = EN & ~A1 & A0;
                                                                                                   1/ 9
                                assign D2 = EN & A1 & ~A0;
                                                                                                   // 10
                                assign D3 = EN \& A1 \& A0;
                                                                                                   // 11
                                                                                                   // 12
                              endmodule
                                                         Copyright ©2016 Pearson Education, All Rights Reserved
```

Structural Verilog Description of 2–to– 4-Line Decoder



Problem 2

Implement the following Boolean expression using a decoder and an OR gate – You may choose a decoder with active high or active low outputs.

 $F(A,B,C,p) = \sum m(0, 1, 2, 4, 5) + d(3,7)$





A+B = AB-=== NAND NAND Problem 2 F(A,B,C) = (6)Implement the following Boolean expression using a decoder and an OR gate – You may choose a decoder with active high or active low outputs. $F(A,B,C,D) = \sum m (0, 1, 2, 4, 5) + d$ 60

Problem 3 Implement the following Boolean expression using a decoder and an OR gate – You may choose a decoder with active high or active low outputs.



Problem 4

Implement the following Boolean expression using a decoder and a NAND gate – You may choose a decoder with active high or active low outputs.



Problem 5

Implement the following Boolean expression using a decoder and a NAND gate – You may choose a decoder with active high or active low outputs.

 $F(X, Y, Z, W) = \prod M(0, 6, 8, 13, 14) + d(2, 4, 10)$ $F = \sum M(1, 3, 5, 7, 9, 11, 12, 15) + d(2, 4, 10)$

8 q



